v 20081231 1
P 0 3000 300 3000 1 0 0
{
T 200 3050 5 8 1 1 0 6 1
pinnumber=1
T 200 2950 5 8 0 1 0 8 1
pinseq=1
T 350 3000 9 8 1 1 0 0 1
pinlabel=DQPC
T 350 3000 5 8 0 1 0 2 1
pintype=io
}
P 0 5400 300 5400 1 0 0
{
T 200 5450 5 8 1 1 0 6 1
pinnumber=2
T 200 5350 5 8 0 1 0 8 1
pinseq=2
T 350 5400 9 8 1 1 0 0 1
pinlabel=DQC
T 350 5400 5 8 0 1 0 2 1
pintype=io
}
P 0 5100 300 5100 1 0 0
{
T 200 5150 5 8 1 1 0 6 1
pinnumber=3
T 200 5050 5 8 0 1 0 8 1
pinseq=3
T 350 5100 9 8 1 1 0 0 1
pinlabel=DQC
T 350 5100 5 8 0 1 0 2 1
pintype=io
}
P 0 4800 300 4800 1 0 0
{
T 200 4850 5 8 1 1 0 6 1
pinnumber=6
T 200 4750 5 8 0 1 0 8 1
pinseq=6
T 350 4800 9 8 1 1 0 0 1
pinlabel=DQC
T 350 4800 5 8 0 1 0 2 1
pintype=io
}
P 0 4500 300 4500 1 0 0
{
T 200 4550 5 8 1 1 0 6 1
pinnumber=7
T 200 4450 5 8 0 1 0 8 1
pinseq=7
T 350 4500 9 8 1 1 0 0 1
pinlabel=DQC
T 350 4500 5 8 0 1 0 2 1
pintype=io
}
P 0 4200 300 4200 1 0 0
{
T 200 4250 5 8 1 1 0 6 1
pinnumber=8
T 200 4150 5 8 0 1 0 8 1
pinseq=8
T 350 4200 9 8 1 1 0 0 1
pinlabel=DQC
T 350 4200 5 8 0 1 0 2 1
pintype=io
}
P 0 3900 300 3900 1 0 0
{
T 200 3950 5 8 1 1 0 6 1
pinnumber=9
T 200 3850 5 8 0 1 0 8 1
pinseq=9
T 350 3900 9 8 1 1 0 0 1
pinlabel=DQC
T 350 3900 5 8 0 1 0 2 1
pintype=io
}
P 0 3600 300 3600 1 0 0
{
T 200 3650 5 8 1 1 0 6 1
pinnumber=12
T 200 3550 5 8 0 1 0 8 1
pinseq=12
T 350 3600 9 8 1 1 0 0 1
pinlabel=DQC
T 350 3600 5 8 0 1 0 2 1
pintype=io
}
P 0 3300 300 3300 1 0 0
{
T 200 3350 5 8 1 1 0 6 1
pinnumber=13
T 200 3250 5 8 0 1 0 8 1
pinseq=13
T 350 3300 9 8 1 1 0 0 1
pinlabel=DQC
T 350 3300 5 8 0 1 0 2 1
pintype=io
}
P 0 2700 300 2700 1 0 0
{
T 200 2750 5 8 1 1 0 6 1
pinnumber=18
T 200 2650 5 8 0 1 0 8 1
pinseq=18
T 350 2700 9 8 1 1 0 0 1
pinlabel=DQD
T 350 2700 5 8 0 1 0 2 1
pintype=io
}
P 0 2400 300 2400 1 0 0
{
T 200 2450 5 8 1 1 0 6 1
pinnumber=19
T 200 2350 5 8 0 1 0 8 1
pinseq=19
T 350 2400 9 8 1 1 0 0 1
pinlabel=DQD
T 350 2400 5 8 0 1 0 2 1
pintype=io
}
P 0 2100 300 2100 1 0 0
{
T 200 2150 5 8 1 1 0 6 1
pinnumber=22
T 200 2050 5 8 0 1 0 8 1
pinseq=22
T 350 2100 9 8 1 1 0 0 1
pinlabel=DQD
T 350 2100 5 8 0 1 0 2 1
pintype=io
}
P 0 1800 300 1800 1 0 0
{
T 200 1850 5 8 1 1 0 6 1
pinnumber=23
T 200 1750 5 8 0 1 0 8 1
pinseq=23
T 350 1800 9 8 1 1 0 0 1
pinlabel=DQD
T 350 1800 5 8 0 1 0 2 1
pintype=io
}
P 0 1500 300 1500 1 0 0
{
T 200 1550 5 8 1 1 0 6 1
pinnumber=24
T 200 1450 5 8 0 1 0 8 1
pinseq=24
T 350 1500 9 8 1 1 0 0 1
pinlabel=DQD
T 350 1500 5 8 0 1 0 2 1
pintype=io
}
P 0 1200 300 1200 1 0 0
{
T 200 1250 5 8 1 1 0 6 1
pinnumber=25
T 200 1150 5 8 0 1 0 8 1
pinseq=25
T 350 1200 9 8 1 1 0 0 1
pinlabel=DQD
T 350 1200 5 8 0 1 0 2 1
pintype=io
}
P 0 900 300 900 1 0 0
{
T 200 950 5 8 1 1 0 6 1
pinnumber=28
T 200 850 5 8 0 1 0 8 1
pinseq=28
T 350 900 9 8 1 1 0 0 1
pinlabel=DQD
T 350 900 5 8 0 1 0 2 1
pintype=io
}
P 0 600 300 600 1 0 0
{
T 200 650 5 8 1 1 0 6 1
pinnumber=29
T 200 550 5 8 0 1 0 8 1
pinseq=29
T 350 600 9 8 1 1 0 0 1
pinlabel=DQD
T 350 600 5 8 0 1 0 2 1
pintype=io
}
P 0 300 300 300 1 0 0
{
T 200 350 5 8 1 1 0 6 1
pinnumber=30
T 200 250 5 8 0 1 0 8 1
pinseq=30
T 350 300 9 8 1 1 0 0 1
pinlabel=DQPD
T 350 300 5 8 0 1 0 2 1
pintype=io
}
P 0 5700 300 5700 1 0 0
{
T 200 5750 5 8 1 1 0 6 1
pinnumber=80
T 200 5650 5 8 0 1 0 8 1
pinseq=51
T 350 5700 9 8 1 1 0 0 1
pinlabel=DQPB
T 350 5700 5 8 0 1 0 2 1
pintype=io
}
P 0 6000 300 6000 1 0 0
{
T 200 6050 5 8 1 1 0 6 1
pinnumber=79
T 200 5950 5 8 0 1 0 8 1
pinseq=52
T 350 6000 9 8 1 1 0 0 1
pinlabel=DQB
T 350 6000 5 8 0 1 0 2 1
pintype=io
}
P 0 6300 300 6300 1 0 0
{
T 200 6350 5 8 1 1 0 6 1
pinnumber=78
T 200 6250 5 8 0 1 0 8 1
pinseq=53
T 350 6300 9 8 1 1 0 0 1
pinlabel=DQB
T 350 6300 5 8 0 1 0 2 1
pintype=io
}
P 0 6600 300 6600 1 0 0
{
T 200 6650 5 8 1 1 0 6 1
pinnumber=75
T 200 6550 5 8 0 1 0 8 1
pinseq=56
T 350 6600 9 8 1 1 0 0 1
pinlabel=DQB
T 350 6600 5 8 0 1 0 2 1
pintype=io
}
P 0 6900 300 6900 1 0 0
{
T 200 6950 5 8 1 1 0 6 1
pinnumber=74
T 200 6850 5 8 0 1 0 8 1
pinseq=57
T 350 6900 9 8 1 1 0 0 1
pinlabel=DQB
T 350 6900 5 8 0 1 0 2 1
pintype=io
}
P 0 7200 300 7200 1 0 0
{
T 200 7250 5 8 1 1 0 6 1
pinnumber=73
T 200 7150 5 8 0 1 0 8 1
pinseq=58
T 350 7200 9 8 1 1 0 0 1
pinlabel=DQB
T 350 7200 5 8 0 1 0 2 1
pintype=io
}
P 0 7500 300 7500 1 0 0
{
T 200 7550 5 8 1 1 0 6 1
pinnumber=72
T 200 7450 5 8 0 1 0 8 1
pinseq=59
T 350 7500 9 8 1 1 0 0 1
pinlabel=DQB
T 350 7500 5 8 0 1 0 2 1
pintype=io
}
P 0 7800 300 7800 1 0 0
{
T 200 7850 5 8 1 1 0 6 1
pinnumber=69
T 200 7750 5 8 0 1 0 8 1
pinseq=62
T 350 7800 9 8 1 1 0 0 1
pinlabel=DQB
T 350 7800 5 8 0 1 0 2 1
pintype=io
}
P 0 8100 300 8100 1 0 0
{
T 200 8150 5 8 1 1 0 6 1
pinnumber=68
T 200 8050 5 8 0 1 0 8 1
pinseq=63
T 350 8100 9 8 1 1 0 0 1
pinlabel=DQB
T 350 8100 5 8 0 1 0 2 1
pintype=io
}
P 0 8700 300 8700 1 0 0
{
T 200 8750 5 8 1 1 0 6 1
pinnumber=63
T 200 8650 5 8 0 1 0 8 1
pinseq=68
T 350 8700 9 8 1 1 0 0 1
pinlabel=DQA
T 350 8700 5 8 0 1 0 2 1
pintype=io
}
P 0 9000 300 9000 1 0 0
{
T 200 9050 5 8 1 1 0 6 1
pinnumber=62
T 200 8950 5 8 0 1 0 8 1
pinseq=69
T 350 9000 9 8 1 1 0 0 1
pinlabel=DQA
T 350 9000 5 8 0 1 0 2 1
pintype=io
}
P 0 9300 300 9300 1 0 0
{
T 200 9350 5 8 1 1 0 6 1
pinnumber=59
T 200 9250 5 8 0 1 0 8 1
pinseq=72
T 350 9300 9 8 1 1 0 0 1
pinlabel=DQA
T 350 9300 5 8 0 1 0 2 1
pintype=io
}
P 0 9600 300 9600 1 0 0
{
T 200 9650 5 8 1 1 0 6 1
pinnumber=58
T 200 9550 5 8 0 1 0 8 1
pinseq=73
T 350 9600 9 8 1 1 0 0 1
pinlabel=DQA
T 350 9600 5 8 0 1 0 2 1
pintype=io
}
P 0 9900 300 9900 1 0 0
{
T 200 9950 5 8 1 1 0 6 1
pinnumber=57
T 200 9850 5 8 0 1 0 8 1
pinseq=74
T 350 9900 9 8 1 1 0 0 1
pinlabel=DQA
T 350 9900 5 8 0 1 0 2 1
pintype=io
}
P 0 10200 300 10200 1 0 0
{
T 200 10250 5 8 1 1 0 6 1
pinnumber=56
T 200 10150 5 8 0 1 0 8 1
pinseq=75
T 350 10200 9 8 1 1 0 0 1
pinlabel=DQA
T 350 10200 5 8 0 1 0 2 1
pintype=io
}
P 0 10500 300 10500 1 0 0
{
T 200 10550 5 8 1 1 0 6 1
pinnumber=53
T 200 10450 5 8 0 1 0 8 1
pinseq=78
T 350 10500 9 8 1 1 0 0 1
pinlabel=DQA
T 350 10500 5 8 0 1 0 2 1
pintype=io
}
P 0 10800 300 10800 1 0 0
{
T 200 10850 5 8 1 1 0 6 1
pinnumber=52
T 200 10750 5 8 0 1 0 8 1
pinseq=79
T 350 10800 9 8 1 1 0 0 1
pinlabel=DQA
T 350 10800 5 8 0 1 0 2 1
pintype=io
}
P 0 8400 300 8400 1 0 0
{
T 200 8450 5 8 1 1 0 6 1
pinnumber=51
T 200 8350 5 8 0 1 0 8 1
pinseq=80
T 350 8400 9 8 1 1 0 0 1
pinlabel=DQPA
T 350 8400 5 8 0 1 0 2 1
pintype=io
}
B 300 0 1800 11100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2100 11200 8 10 1 1 0 6 1
refdes=U?
T 300 11400 5 10 0 0 0 0 1
device=CY7C1380D
T 300 11600 5 10 0 0 0 0 1
footprint=TQFP-65P-1600L1-2200L2-100N
T 300 11800 5 10 0 0 0 0 1
author=Stefan Salewski
T 300 12000 5 10 0 0 0 0 1
documentation=http://www.cypress.com/products/?fid=39&rpn=CY7C1380D&ref=sch
T 300 12200 5 10 0 0 0 0 1
description=18-Mbit (512K x 36) Pipelined SRAM
T 300 12400 5 10 0 0 0 0 1
numslots=0
T 300 12600 5 10 0 0 0 0 1
dist-license=GPL
T 300 12800 5 10 0 0 0 0 1
use-license=unlimited
T 300 13000 5 10 0 0 0 0 1
comment=generated with Python script tragesym
T 300 11200 5 10 1 1 0 0 1
value=CY7C1380D