v 20070216 1
T 100 100 0 1 0 0 0 0 1
gedasymbols::url=http://www.gedasymbols.org/user/oliver_lehmann/symbols/z8001-2.sym
P 100 21700 400 21700 1 0 0
{
T 300 21750 5 8 1 1 0 6 1
pinnumber=23
T 300 21650 5 8 0 1 0 8 1
pinseq=1
T 450 21700 9 8 1 1 0 0 1
pinlabel=ST0
T 450 21700 5 8 0 1 0 2 1
pintype=out
}
P 100 21300 400 21300 1 0 0
{
T 300 21350 5 8 1 1 0 6 1
pinnumber=22
T 300 21250 5 8 0 1 0 8 1
pinseq=2
T 450 21300 9 8 1 1 0 0 1
pinlabel=ST1
T 450 21300 5 8 0 1 0 2 1
pintype=out
}
P 100 20900 400 20900 1 0 0
{
T 300 20950 5 8 1 1 0 6 1
pinnumber=21
T 300 20850 5 8 0 1 0 8 1
pinseq=3
T 450 20900 9 8 1 1 0 0 1
pinlabel=ST2
T 450 20900 5 8 0 1 0 2 1
pintype=out
}
P 100 20500 400 20500 1 0 0
{
T 300 20550 5 8 1 1 0 6 1
pinnumber=20
T 300 20450 5 8 0 1 0 8 1
pinseq=4
T 450 20500 9 8 1 1 0 0 1
pinlabel=ST3
T 450 20500 5 8 0 1 0 2 1
pintype=out
}
P 100 20100 300 20100 1 0 0
{
T 300 20150 5 8 1 1 0 6 1
pinnumber=34
T 300 20050 5 8 0 1 0 8 1
pinseq=5
T 450 20100 9 8 1 1 0 0 1
pinlabel=\_AS\_
T 450 20100 5 8 0 1 0 2 1
pintype=out
}
V 350 20100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 19700 300 19700 1 0 0
{
T 300 19750 5 8 1 1 0 6 1
pinnumber=19
T 300 19650 5 8 0 1 0 8 1
pinseq=6
T 450 19700 9 8 1 1 0 0 1
pinlabel=\_DS\_
T 450 19700 5 8 0 1 0 2 1
pintype=out
}
V 350 19700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 19300 300 19300 1 0 0
{
T 300 19350 5 8 1 1 0 6 1
pinnumber=30
T 300 19250 5 8 0 1 0 8 1
pinseq=7
T 450 19300 9 8 1 1 0 0 1
pinlabel=R/\_W\_
T 450 19300 5 8 0 1 0 2 1
pintype=out
}
V 350 19300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 18900 300 18900 1 0 0
{
T 300 18950 5 8 1 1 0 6 1
pinnumber=32
T 300 18850 5 8 0 1 0 8 1
pinseq=8
T 450 18900 9 8 1 1 0 0 1
pinlabel=B/\_W\_
T 450 18900 5 8 0 1 0 2 1
pintype=out
}
V 350 18900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 17700 300 17700 1 0 0
{
T 300 17750 5 8 1 1 0 6 1
pinnumber=29
T 300 17650 5 8 0 1 0 8 1
pinseq=9
T 450 17700 9 8 1 1 0 0 1
pinlabel=\_BUSACK\_
T 450 17700 5 8 0 1 0 2 1
pintype=out
}
V 350 17700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 6100 300 6100 1 0 0
{
T 300 6150 5 8 1 1 0 6 1
pinnumber=28
T 300 6050 5 8 0 1 0 8 1
pinseq=10
T 450 6100 9 8 1 1 0 0 1
pinlabel=\_WAIT\_
T 450 6100 5 8 0 1 0 2 1
pintype=in
}
V 350 6100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 5700 300 5700 1 0 0
{
T 300 5750 5 8 1 1 0 6 1
pinnumber=7
T 300 5650 5 8 0 1 0 8 1
pinseq=11
T 450 5700 9 8 1 1 0 0 1
pinlabel=\_STOP\_
T 450 5700 5 8 0 1 0 2 1
pintype=in
}
V 350 5700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 5300 300 5300 1 0 0
{
T 300 5350 5 8 1 1 0 6 1
pinnumber=18
T 300 5250 5 8 0 1 0 8 1
pinseq=12
T 450 5300 9 8 1 1 0 0 1
pinlabel=\_MREQ\_
T 450 5300 5 8 0 1 0 2 1
pintype=out
}
V 350 5300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 4900 300 4900 1 0 0
{
T 300 4950 5 8 1 1 0 6 1
pinnumber=31
T 300 4850 5 8 0 1 0 8 1
pinseq=13
T 450 4900 9 8 1 1 0 0 1
pinlabel=N/\_S\_
T 450 4900 5 8 0 1 0 2 1
pintype=out
}
V 350 4900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 4500 300 4500 1 0 0
{
T 300 4550 5 8 1 1 0 6 1
pinnumber=14
T 300 4450 5 8 0 1 0 8 1
pinseq=14
T 450 4500 9 8 1 1 0 0 1
pinlabel=\_SEGT\_
T 450 4500 5 8 0 1 0 2 1
pintype=in
}
V 350 4500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 4100 300 4100 1 0 0
{
T 300 4150 5 8 1 1 0 6 1
pinnumber=12
T 300 4050 5 8 0 1 0 8 1
pinseq=15
T 450 4100 9 8 1 1 0 0 1
pinlabel=\_VI\_
T 450 4100 5 8 0 1 0 2 1
pintype=io
}
V 350 4100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 3700 300 3700 1 0 0
{
T 300 3750 5 8 1 1 0 6 1
pinnumber=13
T 300 3650 5 8 0 1 0 8 1
pinseq=16
T 450 3700 9 8 1 1 0 0 1
pinlabel=\_NVI\_
T 450 3700 5 8 0 1 0 2 1
pintype=in
}
V 350 3700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 3300 300 3300 1 0 0
{
T 300 3350 5 8 1 1 0 6 1
pinnumber=27
T 300 3250 5 8 0 1 0 8 1
pinseq=17
T 450 3300 9 8 1 1 0 0 1
pinlabel=\_BUSREQ\_
T 450 3300 5 8 0 1 0 2 1
pintype=in
}
V 350 3300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2900 300 2900 1 0 0
{
T 300 2950 5 8 1 1 0 6 1
pinnumber=15
T 300 2850 5 8 0 1 0 8 1
pinseq=18
T 450 2900 9 8 1 1 0 0 1
pinlabel=\_NMI\_
T 450 2900 5 8 0 1 0 2 1
pintype=in
}
V 350 2900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2500 300 2500 1 0 0
{
T 300 2550 5 8 1 1 0 6 1
pinnumber=16
T 300 2450 5 8 0 1 0 8 1
pinseq=19
T 450 2500 9 8 1 1 0 0 1
pinlabel=\_RESET\_
T 450 2500 5 8 0 1 0 2 1
pintype=in
}
V 350 2500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 2100 400 2100 1 0 0
{
T 300 2150 5 8 1 1 0 6 1
pinnumber=35
T 300 2050 5 8 0 1 0 8 1
pinseq=20
T 450 2100 9 8 1 1 0 0 1
pinlabel=CLOCK
T 450 2100 5 8 0 1 0 2 1
pintype=io
}
P 100 1700 300 1700 1 0 0
{
T 300 1750 5 8 1 1 0 6 1
pinnumber=8
T 300 1650 5 8 0 1 0 8 1
pinseq=21
T 450 1700 9 8 1 1 0 0 1
pinlabel=\_MI\_
T 450 1700 5 8 0 1 0 2 1
pintype=io
}
V 350 1700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 1300 300 1300 1 0 0
{
T 300 1350 5 8 1 1 0 6 1
pinnumber=17
T 300 1250 5 8 0 1 0 8 1
pinseq=22
T 450 1300 9 8 1 1 0 0 1
pinlabel=\_MO\_
T 450 1300 5 8 0 1 0 2 1
pintype=io
}
V 350 1300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 2500 21700 2200 21700 1 0 0
{
T 2300 21750 5 8 1 1 0 0 1
pinnumber=1
T 2300 21650 5 8 0 1 0 2 1
pinseq=23
T 2150 21700 9 8 1 1 0 6 1
pinlabel=AD0
T 2150 21700 5 8 0 1 0 8 1
pintype=io
}
P 2500 21300 2200 21300 1 0 0
{
T 2300 21350 5 8 1 1 0 0 1
pinnumber=38
T 2300 21250 5 8 0 1 0 2 1
pinseq=24
T 2150 21300 9 8 1 1 0 6 1
pinlabel=AD1
T 2150 21300 5 8 0 1 0 8 1
pintype=io
}
P 2500 20900 2200 20900 1 0 0
{
T 2300 20950 5 8 1 1 0 0 1
pinnumber=39
T 2300 20850 5 8 0 1 0 2 1
pinseq=25
T 2150 20900 9 8 1 1 0 6 1
pinlabel=AD2
T 2150 20900 5 8 0 1 0 8 1
pintype=io
}
P 2500 20500 2200 20500 1 0 0
{
T 2300 20550 5 8 1 1 0 0 1
pinnumber=40
T 2300 20450 5 8 0 1 0 2 1
pinseq=26
T 2150 20500 9 8 1 1 0 6 1
pinlabel=AD3
T 2150 20500 5 8 0 1 0 8 1
pintype=io
}
P 2500 20100 2200 20100 1 0 0
{
T 2300 20150 5 8 1 1 0 0 1
pinnumber=43
T 2300 20050 5 8 0 1 0 2 1
pinseq=27
T 2150 20100 9 8 1 1 0 6 1
pinlabel=AD4
T 2150 20100 5 8 0 1 0 8 1
pintype=io
}
P 2500 19700 2200 19700 1 0 0
{
T 2300 19750 5 8 1 1 0 0 1
pinnumber=41
T 2300 19650 5 8 0 1 0 2 1
pinseq=28
T 2150 19700 9 8 1 1 0 6 1
pinlabel=AD5
T 2150 19700 5 8 0 1 0 8 1
pintype=io
}
P 2500 19300 2200 19300 1 0 0
{
T 2300 19350 5 8 1 1 0 0 1
pinnumber=44
T 2300 19250 5 8 0 1 0 2 1
pinseq=29
T 2150 19300 9 8 1 1 0 6 1
pinlabel=AD6
T 2150 19300 5 8 0 1 0 8 1
pintype=io
}
P 2500 18900 2200 18900 1 0 0
{
T 2300 18950 5 8 1 1 0 0 1
pinnumber=45
T 2300 18850 5 8 0 1 0 2 1
pinseq=30
T 2150 18900 9 8 1 1 0 6 1
pinlabel=AD7
T 2150 18900 5 8 0 1 0 8 1
pintype=io
}
P 2500 16900 2200 16900 1 0 0
{
T 2300 16950 5 8 1 1 0 0 1
pinnumber=48
T 2300 16850 5 8 0 1 0 2 1
pinseq=31
T 2150 16900 9 8 1 1 0 6 1
pinlabel=AD8
T 2150 16900 5 8 0 1 0 8 1
pintype=io
}
P 2500 16500 2200 16500 1 0 0
{
T 2300 16550 5 8 1 1 0 0 1
pinnumber=2
T 2300 16450 5 8 0 1 0 2 1
pinseq=32
T 2150 16500 9 8 1 1 0 6 1
pinlabel=AD9
T 2150 16500 5 8 0 1 0 8 1
pintype=io
}
P 2500 16100 2200 16100 1 0 0
{
T 2300 16150 5 8 1 1 0 0 1
pinnumber=3
T 2300 16050 5 8 0 1 0 2 1
pinseq=33
T 2150 16100 9 8 1 1 0 6 1
pinlabel=AD10
T 2150 16100 5 8 0 1 0 8 1
pintype=io
}
P 2500 15700 2200 15700 1 0 0
{
T 2300 15750 5 8 1 1 0 0 1
pinnumber=4
T 2300 15650 5 8 0 1 0 2 1
pinseq=34
T 2150 15700 9 8 1 1 0 6 1
pinlabel=AD11
T 2150 15700 5 8 0 1 0 8 1
pintype=io
}
P 2500 15300 2200 15300 1 0 0
{
T 2300 15350 5 8 1 1 0 0 1
pinnumber=5
T 2300 15250 5 8 0 1 0 2 1
pinseq=35
T 2150 15300 9 8 1 1 0 6 1
pinlabel=AD12
T 2150 15300 5 8 0 1 0 8 1
pintype=io
}
P 2500 14900 2200 14900 1 0 0
{
T 2300 14950 5 8 1 1 0 0 1
pinnumber=6
T 2300 14850 5 8 0 1 0 2 1
pinseq=36
T 2150 14900 9 8 1 1 0 6 1
pinlabel=AD13
T 2150 14900 5 8 0 1 0 8 1
pintype=io
}
P 2500 14500 2200 14500 1 0 0
{
T 2300 14550 5 8 1 1 0 0 1
pinnumber=10
T 2300 14450 5 8 0 1 0 2 1
pinseq=37
T 2150 14500 9 8 1 1 0 6 1
pinlabel=AD14
T 2150 14500 5 8 0 1 0 8 1
pintype=io
}
P 2500 14100 2200 14100 1 0 0
{
T 2300 14150 5 8 1 1 0 0 1
pinnumber=9
T 2300 14050 5 8 0 1 0 2 1
pinseq=38
T 2150 14100 9 8 1 1 0 6 1
pinlabel=AD15
T 2150 14100 5 8 0 1 0 8 1
pintype=io
}
P 2500 8100 2200 8100 1 0 0
{
T 2300 8150 5 8 1 1 0 0 1
pinnumber=26
T 2300 8050 5 8 0 1 0 2 1
pinseq=39
T 2150 8100 9 8 1 1 0 6 1
pinlabel=SN0
T 2150 8100 5 8 0 1 0 8 1
pintype=out
}
P 2500 7700 2200 7700 1 0 0
{
T 2300 7750 5 8 1 1 0 0 1
pinnumber=25
T 2300 7650 5 8 0 1 0 2 1
pinseq=40
T 2150 7700 9 8 1 1 0 6 1
pinlabel=SN1
T 2150 7700 5 8 0 1 0 8 1
pintype=out
}
P 2500 7300 2200 7300 1 0 0
{
T 2300 7350 5 8 1 1 0 0 1
pinnumber=37
T 2300 7250 5 8 0 1 0 2 1
pinseq=41
T 2150 7300 9 8 1 1 0 6 1
pinlabel=SN2
T 2150 7300 5 8 0 1 0 8 1
pintype=out
}
P 2500 6900 2200 6900 1 0 0
{
T 2300 6950 5 8 1 1 0 0 1
pinnumber=24
T 2300 6850 5 8 0 1 0 2 1
pinseq=42
T 2150 6900 9 8 1 1 0 6 1
pinlabel=SN3
T 2150 6900 5 8 0 1 0 8 1
pintype=out
}
P 2500 6500 2200 6500 1 0 0
{
T 2300 6550 5 8 1 1 0 0 1
pinnumber=42
T 2300 6450 5 8 0 1 0 2 1
pinseq=43
T 2150 6500 9 8 1 1 0 6 1
pinlabel=SN4
T 2150 6500 5 8 0 1 0 8 1
pintype=out
}
P 2500 6100 2200 6100 1 0 0
{
T 2300 6150 5 8 1 1 0 0 1
pinnumber=46
T 2300 6050 5 8 0 1 0 2 1
pinseq=44
T 2150 6100 9 8 1 1 0 6 1
pinlabel=SN5
T 2150 6100 5 8 0 1 0 8 1
pintype=out
}
P 2500 5700 2200 5700 1 0 0
{
T 2300 5750 5 8 1 1 0 0 1
pinnumber=47
T 2300 5650 5 8 0 1 0 2 1
pinseq=45
T 2150 5700 9 8 1 1 0 6 1
pinlabel=SN6
T 2150 5700 5 8 0 1 0 8 1
pintype=out
}
B 400 1000 1800 21100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2200 22200 8 10 1 1 0 6 1
refdes=U?
T 400 22200 9 10 1 0 0 0 1
Z8001A
T 400 22650 5 10 0 0 0 0 1
device=Z8001
T 400 22850 5 10 0 0 0 0 1
footprint=DIP48
T 400 23100 5 10 0 0 0 0 1
description=Z8001A SEGCPU
T 400 23300 5 10 0 0 0 0 1
numslots=0
T 400 23700 5 10 0 0 0 0 1
net=Vcc:11
T 400 23500 5 10 0 0 0 0 1
net=GND:36
T 400 24350 5 10 0 0 0 0 1
author=Oliver Lehmann <lehmann@ans-netz.de>
T 400 23950 5 10 0 0 0 0 1
dist-license=GPL
T 400 24150 5 10 0 0 0 0 1
use-license=unlimited