v 20060123 1
B 200 200 3200 1400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 300 1800 300 1600 1 0 0
{
T 400 1700 5 10 1 1 0 0 1
pinnumber=2
T 300 1800 5 10 0 1 0 0 1
pinseq=2
T 400 1400 9 10 1 1 0 0 1
pinlabel=G1
}
P 1300 1800 1300 1600 1 0 0
{
T 1400 1700 5 10 1 1 0 0 1
pinnumber=1
T 1300 1800 5 10 0 1 0 0 1
pinseq=1
T 1400 1400 9 10 1 1 0 0 1
pinlabel=S1
}
P 2000 1800 2000 1600 1 0 0
{
T 2100 1700 5 10 1 1 0 0 1
pinnumber=4
T 2000 1800 5 10 0 1 0 0 1
pinseq=4
T 2100 1400 9 10 1 1 0 0 1
pinlabel=G2
}
P 3000 1800 3000 1600 1 0 0
{
T 3100 1700 5 10 1 1 0 0 1
pinnumber=3
T 3000 1800 5 10 0 1 0 0 1
pinseq=3
T 2700 1400 9 10 1 1 0 0 1
pinlabel=S2
}
P 800 0 800 200 1 0 0
{
T 600 0 5 10 1 1 0 0 1
pinnumber=8
T 800 0 5 10 0 1 0 0 1
pinseq=8
T 600 300 9 10 1 1 0 0 1
pinlabel=D1
}
P 1300 0 1300 200 1 0 0
{
T 1100 0 5 10 1 1 0 0 1
pinnumber=7
T 1300 0 5 10 0 1 0 0 1
pinseq=7
T 1400 300 9 10 1 1 0 0 1
pinlabel=D1
}
P 2500 0 2500 200 1 0 0
{
T 2600 0 5 10 1 1 0 0 1
pinnumber=6
T 2500 0 5 10 0 1 0 0 1
pinseq=6
T 2200 300 9 10 1 1 0 0 1
pinlabel=D2
}
P 3000 0 3000 200 1 0 0
{
T 3100 0 5 10 1 1 0 0 1
pinnumber=5
T 3000 0 5 10 0 1 0 0 1
pinseq=5
T 3100 300 9 10 1 1 0 0 1
pinlabel=D2
}
L 600 850 700 900 3 0 0 0 -1 -1
L 600 950 700 900 3 0 0 0 -1 -1
L 550 1175 550 1025 3 0 0 0 -1 -1
L 550 975 550 825 3 0 0 0 -1 -1
L 550 775 550 625 3 0 0 0 -1 -1
L 500 1100 500 700 3 0 0 0 -1 -1
L 550 900 700 900 3 0 0 0 -1 -1
L 700 900 700 700 3 0 0 0 -1 -1
L 550 1100 800 1100 3 0 0 0 -1 -1
L 550 700 800 700 3 0 0 0 -1 -1
L 2300 850 2400 900 3 0 0 0 -1 -1
L 2300 950 2400 900 3 0 0 0 -1 -1
L 2250 1175 2250 1025 3 0 0 0 -1 -1
L 2250 975 2250 825 3 0 0 0 -1 -1
L 2250 775 2250 625 3 0 0 0 -1 -1
L 2200 1100 2200 700 3 0 0 0 -1 -1
L 2250 900 2400 900 3 0 0 0 -1 -1
L 2400 900 2400 700 3 0 0 0 -1 -1
L 2250 1100 2500 1100 3 0 0 0 -1 -1
L 2250 700 2500 700 3 0 0 0 -1 -1
L 1100 700 1500 700 3 0 0 0 -1 -1
L 1100 700 1300 1000 3 0 0 0 -1 -1
L 1300 1000 1500 700 3 0 0 0 -1 -1
L 1100 1000 1500 1000 3 0 0 0 -1 -1
L 1300 1100 1300 1000 3 0 0 0 -1 -1
L 1300 700 1300 600 3 0 0 0 -1 -1
L 2800 700 3200 700 3 0 0 0 -1 -1
L 2800 700 3000 1000 3 0 0 0 -1 -1
L 3000 1000 3200 700 3 0 0 0 -1 -1
L 2800 1000 3200 1000 3 0 0 0 -1 -1
L 3000 1100 3000 1000 3 0 0 0 -1 -1
L 3000 700 3000 600 3 0 0 0 -1 -1
L 1300 1100 1300 1600 3 0 0 0 -1 -1
L 500 1100 300 1100 3 0 0 0 -1 -1
L 300 1100 300 1600 3 0 0 0 -1 -1
L 2200 1100 2000 1100 3 0 0 0 -1 -1
L 2000 1100 2000 1600 3 0 0 0 -1 -1
L 1300 1100 800 1100 3 0 0 0 -1 -1
L 800 700 800 200 3 0 0 0 -1 -1
L 800 400 1300 400 3 0 0 0 -1 -1
L 1300 600 1300 200 3 0 0 0 -1 -1
L 2500 700 2500 200 3 0 0 0 -1 -1
L 2500 400 3000 400 3 0 0 0 -1 -1
L 3000 600 3000 200 3 0 0 0 -1 -1
L 3000 1100 3000 1600 3 0 0 0 -1 -1
L 2500 1100 3000 1100 3 0 0 0 -1 -1
T 3700 400 8 10 1 1 90 0 1
device=Si9948AEY
T -200 -200 8 10 0 1 0 0 1
footprint=SO-8
T -200 -200 8 10 0 1 0 0 1
documentation=http://www.vishay.com/docs/70759/70759.pdf
T -200 -200 8 10 0 1 0 0 1
description=P-Channel Enhancement-Mode MOSFET Dual
T 100 400 8 10 1 1 90 0 1
refdes=U?
T 3600 0 8 10 0 0 0 0 1
author=Wojciech Zabolotny wzabATise.pw.edu.pl
T 0 0 8 10 0 0 0 0 1
dist-license=GPL
T 1600 0 8 10 0 0 0 0 1
use-license=unlimited
T 0 200 8 10 0 0 0 0 1
comment=Suggested library: transistor